Term Rewriting on GPUs by van Eerd, Johri et al.
Term Rewriting on GPUs
Johri van Eerd
Verum Software Tools BV, The Netherlands
johri.van.eerd@verum.com
Jan Friso Groote
Eindhoven University of Technology, The Netherlands
http://www.win.tue.nl/~jfg
j.f.groote@tue.nl
Pieter Hijma
VU Amsterdam, The Netherlands
http://www.few.vu.nl/~hha800
pieter@cs.vu.nl
Jan Martens
Eindhoven University of Technology, The Netherlands
j.j.m.martens@tue.nl
Anton Wijs
Eindhoven University of Technology, The Netherlands
http://www.win.tue.nl/~awijs
a.j.wijs@tue.nl
Abstract
We present a way to implement term rewriting on a GPU. We do this by letting the GPU repeatedly
perform a massively parallel evaluation of all subterms. We find that if the term rewrite systems
exhibit sufficient internal parallelism, GPU rewriting substantially outperforms the CPU. Since
we expect that our implementation can be further optimized, and because in any case GPUs will
become much more powerful in the future, this suggests that GPUs are an interesting platform for
term rewriting. As term rewriting can be viewed as a universal programming language, this also
opens a route towards programming GPUs by term rewriting, especially for irregular computations.
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computation → Rewrite systems
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1 Introduction
Graphics Processing Units (GPUs) increase in computational power much faster than the
classical CPUs. GPUs are optimized for the highly parallel and regular computations that
occur in graphics processing, but they become more and more interesting for general purpose
computations (for instance, see [3, 6, 22]). It is not without reason that modern super
computers have large banks of graphical processors installed in them [10, 21]. GPU designers
realize this and make GPUs increasingly suitable for irregular computations. For instance,
they have added improved caches and atomic operations.
This raises the question to what extent the GPU can be used for more irregular computa-
tional tasks. The main limitation is that a highly parallel algorithm is needed to fully utilize
the power of the GPU. For irregular problems it is the programmer’s task to recognize the
regularities in problems over irregular data structures such as graphs.
The evaluation of term rewriting systems (TRSs), is an irregular problem that is interesting
for the formal methods community. For example term rewriting increases the expressiveness
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2 Term Rewriting on GPUs
of models in the area of model checking [4] and the performance of term rewriting is a
long-standing and important objective [8]. We recall that a term rewriting system that
enjoys the Church-Rosser property is parallel in nature, in a sense that rewriting can take
place at any point in the system and the order in which it takes place does not influence the
outcome. This suggests a very simple model for parallel evaluation. Every processor can
independently work on its own section of the system and do its evaluation there. In this
paper, we investigate whether and under which conditions term rewriting systems can be
evaluated effectively on GPUs. We experimented with different compilation schemes from
rewrite systems to GPU code and present here one where all processors evaluate all subterms
in parallel. This has as drawback that terms that cannot be evaluated still require processing
time. Terms can become discarded when being evaluated, and therefore garbage collection is
required. All processors are also involved in this.
An earlier approach to inherently evaluate a program in parallel was done in the eighties.
The Church-Rosser property for pure functional programs sparked interest from researchers,
and the availability of cheap microprocessors made it possible to assemble multiple processors
to work on the evaluation of one single functional program. Jones et al. proposed GRIP, a
parallel reduction machine design to execute functional programs on multiple microprocessors
that communicate using an on-chip bus [19]. At the same time Barendregt et al. proposed
the Dutch Parallel Reduction Machine project, that follows a largely similar architecture of
many microprocessors communicating over a shared memory bus [2]. Although technically
feasible, the impact of these projects was limited, as the number of available processors
was too small and the communication overhead too severe to become a serious contender
of sequential programming. GPUs offer a different infrastructure, with in the order of a
thousand fold more processors and highly integrated on chip communication. Therefore,
GPUs are a new and possibly better candidate for parallel evaluation of TRSs.
Besides their use in the formal methods community, a term rewriting system is also a
simple, yet universal mechanism for computation [20]. A question that follows is whether
this model for computation can be used to express programs for GPUs more easily.
Current approaches for GPU programming are to make a program at a highly abstract level
and transform it in a stepwise fashion to an optimal GPU program [13]. Other approaches are
to extend languages with notation for array processing tasks that can be sparked off to the
GPU. Examples in the functional programming world are Accelerate [16], an embedded array
processing language for Haskell, and Futhark [11], a data parallel language which generates
code for CUDA. While Futhark and Accelerate make it easier to use the power of the GPU,
both approaches are tailored to highly regular problems. Implementing irregular problems
over more complicated data structures remains challenging and requires the programmer
to translate the problem to the regular structures provided in the language as seen in, for
example, [12].
We designed experiments and compared GPU rewriting with CPU rewriting of the same
terms. We find that our implementation manages to employ 80% of the bandwidth of the
GPU for random accesses. For rewriting, random accesses are the performance bottleneck,
and therefore our implementation uses the GPU quite well. For intrinsically parallel rewrite
tasks, the GPU outperforms a CPU with up to a factor 10. The experiments also show that
if the number of subterms that can be evaluated in parallel is reduced, rewriting slows down
quite dramatically. This is due to the fact that individual GPU processors are much slower
than a CPU processor and GPU cycles are spent on non-reducible terms.
This leads us to the following conclusion. Term rewriting on a GPU certainly has potential.
Although our implementation performs close to random access peak bandwidth, this does not
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mean that performance cannot be improved. It does mean that future optimizations need to
focus on increasing regularity in the implementation, especially in memory access patterns,
for example by grouping together similar terms, or techniques such as kernel unrolling in
combination with organizing terms such that subterms are close to the parent terms as
proposed by Nasre et al. [17]. Furthermore, we expect that GPUs quickly become faster, in
particular for applications with random accesses.
However, we also observe that when the degree of parallelism in a term is reduced, it is
better to let the CPU do the work. This calls for a hybrid approach where it is dynamically
decided whether a term is to be evaluated on the CPU or on the GPU depending on the
number of subterms that need to be rewritten. This is future work. We also see that designing
inherently parallel rewriting systems is an important skill that we must learn to master.
Although much work lies ahead of us, we conclude that using GPUs to solve term rewriting
processes is promising. It allows for abstract programming independent of the hardware
details of GPUs, and it offers the potential of evaluating appropriate rewrite systems at least
one order, and in the future orders of magnitude faster than a CPU.
Related to this work is the work of Nasre et al. [18] where parallel graph mutation and
rewriting programs for both GPUs and CPUs are studied. In particular they study Delaunay
mesh refinement(DMR) and points-to-analysis (PTA). PTA is related to term rewriting in a
sense that nodes do simple rule based computations, but it is different in the sense that no
new nodes are created. In DMR new nodes and edges are created but the calculations are
done in a very different manner. The term rewriting in this work can be seen as a special
case of graph rewriting, where every symbol is seen as a node and the subterms as the edges.
2 Preliminaries
We introduce term rewriting, what it means to apply rewrite rules, and an overview of the
CUDA GPU computing model.
Term rewrite systems
A Term Rewrite System (TRS) is a set of rules. Each rule is a pair of terms, namely a left
hand side and a right hand side. Given an arbitrary term t and a TRS R, rewriting means
to replace occurrences in t of the left hand side of a rule in R by the corresponding right
hand side, and then repeating the process on the result.
Terms are constructed from a set of variables V and a set of function symbols F . A
function symbol is applied to a predefined number of arguments or subterms. We refer to
this number as the arity of the function symbol, and denote the arity of a function symbol f
by ar(f). If ar(f) = 0, we say f is a constant. Together, the sets V and F constitute the
signature Σ = (F, V ) of a TRS. The set of terms TΣ over a signature Σ is inductively defined
as the smallest set satisfying:
If t ∈ V , then t ∈ TΣ;
If f ∈ F , and ti ∈ TΣ for 1 ≤ i ≤ ar(f)), then f(t1, . . . , tar(f)) ∈ TΣ.
With subi(t), we refer to the i-th subterm of term t. The head symbol of a term t is defined
as hs(f(t1, . . . , tk)) = f . If t ∈ V , hs(t) is undefined. With Var(t), we refer to the set of
variables occurring in term t. It is defined as follows:
Var(t) =
{
{t} if t ∈ V,⋃
1≤i≤ar(t) Var(ti) if t = f(t1, . . . , tar(f)).
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Listing 1 A TRS for merge sort in a binary tree of lists
1 s o r t L i s t = Ni l ( ) | Cons (Nat , L i s t ) | Sort ( L i s t ) | . . . ;
2 Tree = Leaf ( L i s t ) | Node (Tree , Tree ) ;
3 Nat = Zero ( ) | S(Nat ) ;
4
5 var X : Nat ; Y : Nat ; L : L i s t ; M : L i s t ;
6
7 eqn Merge ( Ni l ( ) , M) = M;
8 Merge (L , Ni l ( ) ) = L ;
9 Merge (Cons (X, L) , Cons (Y, M) ) = Merge2 ( Lt (X,Y) , X, L , Y, M) ;
10
11 Merge2 (True ( ) , X, L , Y, M) = Cons (X, Merge (L , Cons (Y, M) ) ) ;
12 Merge2 ( Fa l se ( ) , X, L , Y, M) = Cons (Y, Merge (Cons (X, L) , M) ) ;
13
14 Sort (L) = Sort2 (Gt(Len (L) , S( Zero ( ) ) ) , L ) ;
15 Sort2 ( Fa l se ( ) , L) = L ;
16 Sort2 (True ( ) , L) = Merge ( Sort (Even (L) ) , Sort (Odd(L ) ) ) ;
17
18 input Node ( Leaf ( Sort ( . . . ) ) , Leaf ( Sort ( . . . ) ) ) ;
I Definition 1 (Term rewrite system). A TRS R over a signature Σ is a set of pairs of terms,
i.e., R ⊆ TΣ × TΣ. Each pair (l, r) ∈ R is called a rule, and is typically denoted by l → r.
Each rule (l, r) ∈ R satisfies two properties: (1) l 6∈ V , and (2) Var(r) ⊆ Var(l).
Besides the two properties for each rule (l, r) ∈ R stated in Definition 1, we assume
that each variable v ∈ V occurs at most once in l. A TRS with rules not satisfying this
assumption can be rewritten to one that does not contain such rules. Given a rule l→ r, we
refer to l as the left-hand-side (LHS) and to r as the right-hand-side (RHS).
I Definition 2 (substitution). For a TRS R over a signature Σ = (F, V ), a substitution
σ : V → TΣ maps variables to terms. We write tσ for a substitution σ applied to a term
t ∈ TΣ, defined as σ(t) if t ∈ V , and f(t1σ, . . . , tar(f)σ) if t = f(t1, . . . , tar(f)).
Substitutions allow for a match between a term t and rule l→ r. A rule l→ r is said to
match t iff a substitution σ exists such that lσ = t. If such a σ exists, then we say that t
reduces to rσ. A match lσ of a rewrite rule l→ r is also called a redex.
A term t is in normal form, denoted by nf(t), iff its subterms are in normal form and
there is no rule (l, r) ∈ R and substitution σ such that t = lσ.
As an example, Listing 1 presents a simplified version of a merge sort rewrite system
with an input tree of depth 2 consisting of empty lists (Nil). After the sort keyword, a
list is given of all function symbols. After the keyword eqn, rewrite rules are given in the
form LHS = RHS. The set of variables is given as a list after the var keyword. The input
section defines the input term. In this example, all rewrite rules for functions on (Peano)
numbers and Booleans are omitted, such as the less than (Lt) rule for natural numbers and
the Even and Odd rules for lists, which create lists consisting of all elements at even and
odd positions in the given list, respectively. The potential for parallel rewriting is implicit
and can be seen, for instance, in the Sort2 rule. The two arguments of Merge in the RHS of
Sort2 can be evaluated in parallel. Note that Nil(), Zero() and S(Nat) are in normal form,
but other terms may not be. The complete TRS is given in Appendix A.
A TRS is terminating iff there are no infinite reductions possible. For instance, the rule
f(a)→ f(f(a)) leads to an infinite reduction. In general, determining whether a given TRS
is terminating is an undecidable problem [14].
The computation of a term in a terminating TRS is the repeated application of rewrite
rules until the term is in normal form. Such a computation is also called a derivation. Note
that the result of a derivation may be non-deterministically produced. Consider, for example,
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Listing 2 A derivation procedure for term t, and a rewrite procedure for head symbol f
1 procedure derive (t, R ) :
2 while ¬nf(t) do
3 for i ∈ {1, . . . , ar(t)} do
4 i f ¬nf(subi(t)) then
5 derive (subi(t))
6 t← rewritehs(t) (t, R)
7
8 procedure rewritef (t, R ) :
9 r ewr i t t en ← fa l se
10 for (l→ r) ∈ {(l, r) ∈ R | hs(l) = f} do
11 i f ∃σ : V → TΣ.lσ = t then
12 t← rσ ; r ewr i t t en ← true ; break
13 i f ¬ r ewr i t t en then nf(t)← true
14 return t
the rewrite rule r = (f(f(x))→ a) and the term t = f(f(f(a))). Applying r on t may result
in either the normal form a or f(a), depending on the chosen reduction. To make rewriting
deterministic, a rewrite strategy is needed. We focus on the inner-most strategy, which gives
priority to selecting redexes that do not contain other redexes. In the example, this means
that the LHS of r is matched on the inner f(f(a)) of t, leading to f(a).
Algorithmically, (inner-most) rewriting is typically performed using recursion. Such an
algorithm is presented in Listing 2. As long as a term t is not in normal form (line 2), it
is first checked whether all its subterms are in normal form (lines 3-4). For each subterm
not in normal form, derive is called recursively (line 5), by which the inner-most rewriting
strategy is achieved. If the subterms are checked sequentially from left to right, we have
left-most inner-most rewriting. A parallel rewriter may check the subterms in parallel, since
inner-most redexes do not contain other redexes. Once all subterms are in normal form, the
procedure rewritehs(t) is called (line 6).
For each head symbol of the TRS, we have a dedicated rewrite procedure. The structure
of these procedures is also given in Listing 2. The variable rewritten is used to keep track of
whether a rewrite step has been performed (line 9). For each rewrite rule (l, r) with hs(l) = f ,
it is checked whether a match between l and t exists, and if so, l→ r is applied on t (lines
10-12). If no rewrite rule was applicable, it is concluded that t is in normal form (line 13).
GPU basics
In this paper, we focus on NVIDIA GPU architectures and the Compute Unified Device
Architecture (CUDA) interface. However, our algorithms can be straightforwardly applied to
any GPU architecture with a high degree of hardware multithreading and the SIMT (Single
Instruction Multiple Threads) model.
CUDA is NVIDIA’s interface to program GPUs. It extends the C++ programming
language. CUDA includes special declarations to explicitly place variables in the various
types of memory (see Figure 1), predefined keywords to refer to the IDs of individual threads
and blocks of threads, synchronisation statements, a run time API for memory management,
and statements to define and launch GPU functions, known as kernels. In this section we
give a brief overview of CUDA. More details can be found in, for instance, [5].
A GPU contains a set of streaming multiprocessors (SMs), and each of those contains a
set of streaming processors (SPs), see Figure 1. The NVIDIA Turing Titan RTX, which
we used for our experiments, has 72 SMs, each having 64 SPs, which is in total 4608 SPs.
A CUDA program consists of a host program running on the CPU and a collection of
CUDA kernels. Kernels describe the parallel parts of the program and are launched from the
host to be executed many times in parallel by different threads on the GPU. It is required to
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Multiprocessor 1
SP SP
SP SP
SP SP
SP SP
Multiprocessor N
SP SP
SP SP
SP SP
SP SP
· · · · · · · · ·· · · · · ·
Global memory
Figure 1 Hardware model of CUDA GPUs
specify the number of threads on a kernel launch and all threads execute the same kernel.
Conceptually, each thread is executed by an SP. In general, GPU threads are grouped in
blocks of a predefined size, usually a power of two. A block of threads is assigned to a
multiprocessor.
Threads have access to different kinds of memory. Each thread has a number of on-chip
registers to store thread-local data. It allow fast access. All the threads have access to the
global memory which is large (on the Titan RTX it is 24 GB), but slow, since it is off-chip.
The host has read and write access to the global memory, which allows this memory to be
used to provide the input for, and read the output of, a kernel execution.
Threads are executed using the SIMT model. This means that each thread is executed
independently with its own instruction address and local state (stored in its registers), but
execution is organised in groups of 32 threads, called warps. The threads in a warp execute
instructions in lock-step, i.e. they share a program counter. If the memory accesses of threads
in a warp can be grouped together physically, i.e. if the accesses are coalesced, then the data
can be obtained using a single fetch, which greatly improves the bandwidth compared to
fetching physically separate data.
3 A GPU algorithm for term rewriting
In this section, we address how a GPU can perform inner-most term rewriting to get the
terms of a given TRS in normal form. Due to the different strengths and weaknesses of
GPUs compared to CPUs, this poses two main challenges:
1. On a GPU, many threads (in the order of thousands) should be able to contribute to the
computation;
2. GPUs are not very suitable for recursive algorithms. It is strongly advised to avoid
recursion because each thread maintains its own stack requiring a large amount of stack
space that needs to be allocated in slow global memory.
We decided to develop a so-called topology-driven algorithm [17], as opposed to a data-
driven one. Unlike for CPUs, topology-driven algorithms are often developed for GPUs, in
particular for irregular programs with complex data structures such as trees and graphs. In
a topology-driven GPU algorithm, each GPU thread is assigned a particular data element,
such as a graph node, and all threads repeatedly apply the same operator on their respective
element. This is done until a fix-point has been reached, i.e., no thread can transform its
element anymore using the operator. In many iterations of the computation, it is expected
that the majority of threads will not be able to apply the operator, but on a GPU this is
counterbalanced by the fact that many threads are running, making it relatively fast to
check all elements in each iteration. In contrast, in a data-driven algorithm, typically used
for CPUs, the elements that need processing are repeatedly collected in a queue before the
operator is applied on them. Although this avoids checking all elements repeatedly, on a
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GPU, having thousands of threads together maintaining such a queue is typically a major
source for memory contention.
In our algorithm, each thread is assigned a term, or more specifically a location where
a term may be stored. As derivations are applied on a TRS, new terms may be created
and some terms may be deleted. The algorithm needs to account for the number of terms
dynamically changing between iterations.
First, we discuss how TRSs are represented on a GPU. Typically, GPU data structures,
such as matrices and graphs, are array-based, and we also store a TRS in a collection of
arrays. Each term is associated with a unique index i, and each of its attributes can be
retrieved by accessing the i-th element of one of the arrays. This encourages coalesced
memory access for improved bandwidth: when all threads need to retrieve the head symbol
of their term, for instance, they will access consecutive elements of the array that stores head
symbols. We introduce the following GPU data structures that reside in global memory:
Boolean arrays nf and nf_read keep track of which terms are in normal form, the first is
used for writing and the second for reading;
Integer variable n provides the current number of terms;
Array hss stores the head symbols of all the terms;
Constant maxarity refers to the highest arity among the function symbols in F ;
Arrays arg0, . . . , argmaxarity−1 store the indices of the subterms of each term. Index 0 is
never used. If argj [i] = 0, for some 0 ≤ j < maxarity− 1, then the term stored at index
i has arity j − 1, and all elements argj [i], . . . , argmaxarity−1[i] should be ignored.
Boolean flag done indicates whether more rewriting iterations are needed;
Integer arrays refcounts, refcounts_read are used to write and read the number of
references to each term, respectively. When a term is not referenced, it can be deleted.
Since GPUs have relatively little memory, some form of garbage collection is necessary to
be able to reuse memory occupied by deleted terms. For this reason, we have the following
additional data structures:
Boolean flag garbage_collecting indicates whether garbage collecting is needed;
Integer array free_indices stores indices that can be reused for new terms;
Integer variables next_free_begin, next_free_end provide indices to remove elements
from the front of free_indices and add elements at the end, respectively;
Integer variable next_fresh provides a new index, greater than the largest index currently
occupied by a term in the term arrays. There, a new term can be inserted.
Listing 3 presents the main loop of the algorithm, which is executed by the CPU. In it,
two GPU kernels are repeatedly called until a fix-point has been reached, indicated by done.
To keep track of the progress, there are CPU counterparts of several variables, labeled with
the ‘h_’ prefix. Copying data between CPU and GPU memory is represented by ←.
While the rewriting is not finished (line 2), the GPU done flag is set to false (line 3),
after which the number of thread blocks is determined. As the number of threads should be
equal to the current number of terms, n is divided by the preset number of threads per block
(blockSize). After that, refcounts is copied to refcounts_read, and nf to nf_read. The
reading and writing of the reference counters and normal form state is separated by the use
of two arrays, to avoid newly created terms already being rewritten before they have been
completely stored in memory. The derive kernel is then launched for the selected number
of blocks (line 7). This kernel, shown in Listing 4, is discussed later. In the kernel, the GPU
threads perform one rewrite iteration. Then, at lines 8-12, n is updated in case the number
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Listing 3 The main loop of the rewrite algorithm, executed by the CPU
1 h_done = fa l se ;
2 while ( ! h_done ) {
3 done ← h_done ;
4 numBlocks = n / b lo ckS i z e ;
5 re fcounts_read = re f c oun t s ;
6 nf_read = nf ;
7 derive<<numBlocks , b lockS ize >>(nf , nf_read , hss , arg0 , . . . ) ;
8 h_next_fresh ← next_fresh ;
9 i f ( h_next_fresh > 0) {
10 n = n + h_next_fresh ;
11 next_fresh ← 0 ;
12 }
13 h_done ← done ;
14 h_garbage_col lect ing ← garbage−c o l l e c t i n g ;
15 i f ( h_garbage_col lect ing ) {
16 collect_free_indices <<numBlocks , b lockS ize >>(. . . ) ;
17 ga rbage_co l l e c t ing ← fa l se ;
18 }
19 }
Listing 4 The derive kernel, executed by a GPU thread
1 derive ( . . . ) {
2 i f ( t i d >= n) { return ; }
3 r e f count = re fcounts_read [ t i d ] ;
4 i f ( r e f count > 0) {
5 s t a r t_r ewr i t i ng = ! nf_read [ t i d ] ;
6 i f ( s t a r t_rewr i t i ng ) {
7 i f (all subterms are in normal form ) {
8 switch ( hss [ t i d ] ) {
9 case f : rewritef ( . . . ) ;
10 . . .
11 default : n f [ t i d ] = true ;
12 }
13 }
14 done = fa l se ;
15 }
16 }
17 else {
18 garbage_co l l e c t ing = true ;
19 }
20 }
of terms has increased. The next_fresh variable is used to count the number of new terms
placed at fresh indices, i.e., indices larger than n when derive was launched.
Finally, with garbage_collecting, it is monitored whether some indices of deleted
terms need to be gathered in the free_indices list. This gathering is done by the
collect_free_indices kernel: if a thread detects that the reference counter of its term
is 0, it decrements the counters of the subterms and the index to the term is added to
the free_indices list. Atomic memory accesses are used to synchronise this. Notice that
free_indices is in device memory and no unnecessary data is transferred back and forth
between host and device.
In Listing 4, the GPU derive kernel is described. When the kernel is launched for
numBlocks·blockSize threads, each of those threads executes the kernel to process its term.
The global ID of each thread is tid. Some threads may not actually have a term to look at (if
n is not divisible by blockSize), therefore they first check whether there is a corresponding
term (line 2). If so, the value of the reference counter for the term is read (line 3), and
if it is non-zero, a check for rewriting is required. Rewriting is needed if the term is not
in normal form (line 5) and if all its subterms are in normal form. The latter condition is
briefly referred to at line 7. To avoid repetitive checking of subterms in each execution of
the derive kernel, every thread keeps track of the last subterm it checked in the previous
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Listing 5 An example rewrite function for the rule Plus(Zero,X)→X, executed by a GPU thread
1 rewritePlus ( . . .) {
2 r_0 = arg0 [ t i d ] ;
3 r_hs_0 = hss [ r_0 ] ;
4 i f ( r_hs_0 == Zero ) {
5 r_1 = arg1 [ t i d ] ;
6 r_hs_1 = hss [ r_1 ] ;
7 hss [ t i d ] = r_hs_1 ;
8 copy_term_args ( r e f s count , arg0 , arg1 , r_1 , t id , r_hs_1 ) ;
9 atomicSub(& r e f c oun t s [ r_0 ] , 1 ) ;
10 atomicSub(& r e f c oun t s [ r_1 ] , 1 ) ;
11 nf [ t i d ] = true ;
12 return ;
13 }
14 ...Check applicability of other Plus-rules
15 }
Listing 6 The get_new_index GPU function, executed by a GPU thread
1 get_new_index( . . .) {
2 i f ( t i d >= n) { return ; }
3 n_begin = next_free_begin ; n_end = next_free_end ;
4 new_id = 0 ;
5 i f ( n_begin < n_end) {
6 n_begin = atomicInc(&next_free_begin ) ;
7 i f ( n_begin < n_end) {
8 new_id = f r e e_ ind i c e s [ n_begin ] ;
9 }
10 }
11 i f ( new_id == 0) {
12 new_id = atomicInc(&next_fresh ) + n ;
13 }
14 return new_id ;
15 }
iteration. If rewriting is required, the suitable rewritef function is called, depending on the
head symbol of the term (lines 8-12). If no function is applicable, the term is in normal form
(line 11). Finally, done is set to false to indicate that another rewrite iteration is required.
Alternatively, if the reference counter is 0, the garbage_collecting flag is set. This causes
the collect_free_indices kernel to be launched after the derive kernel (see Listing 3).
Given a TRS, the rewritef functions are automatically generated by a code generator
we developed, to directly encode the rewriting in CUDA code. Listing 5 provides example
code for the rewrite rule Plus(Zero,X)→X, which expresses that adding 0 to some number
X results in X. Applicability of this rule is checked by the rewritePlus function, which may
also involve other rules for terms with head symbol Plus. First, to check applicability, the
index of the first subterm is retrieved, and with it, the head symbol of that term (lines 2-3).
If the head symbol is Zero (line 4), the index to the second subterm is retrieved (line 5).
The rewriting procedure should ensure that the term at position tid is replaced by X.
When constructing terms, sharing of subterms is applied whenever possible. For instance,
if a term F(X,X) needs to be created, the index to X would be used twice in the new term, to
make sure both subterm entries point to the same term in physical memory. When rewriting
the term itself, however, as in the example, we have to copy the attributes of X to the location
tid of the various arrays, to ensure that all terms referencing term tid are correctly updated.
This copying of terms is done by first copying the head symbol (lines 6-7), and then the
indices of the subterms, which is done at line 8 by the function copy_term_args; it copies
the number of subterms relevant for a term with the given head symbol, and increments
the reference counters of those subterms. Next, the reference counters of Zero and X are
atomically decremented (since the term Plus(Zero, X) is removed) (lines 9-10), and we
know that the resulting term is in normal form, since X is in normal form (line 11).
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Table 1 Comparison of the CPU and GPU.
Type Year Name Mem (GB) BW aligned (GiB/s) BW random (GiB/s)
CPU 2017 Intel Core i5-7600 32 25.7 0.607
GPU 2018 NVIDIA Titan RTX 24 555 22.8
Finally, we show how new indices are retrieved whenever a new term needs to be created.
In the example of Listing 5, this is not needed, as the RHS of the rule has no new subterms,
but for a rule such as Plus(S(0), X)→S(X), with S representing the successor function
(i.e., S(0) represents 1) a new term S(X) needs to be created, with its only subterm entry
pointing to the term referenced by the second subterm entry of the LHS.
Listing 6 shows how we retrieve a new index. Due to garbage collection, a number of indices
may be available in the first n entries of the input arrays which are currently used. These are
stored in the free_indices array, from index next_free_begin to index next_free_end.
If this array is not empty (line 5), next_free_begin is atomically incremented to claim the
next index in the free_indices array (line 6). If this increment was not performed too late
(other threads have not since claimed all available indices), the index is stored in new_id
(lines 7-9). Otherwise, a new index must be added at the end of the current list of terms.
The variable next_fresh is used for this purpose: next_fresh + n can be used as a new
index, and next_fresh needs to be incremented for use by another thread.
4 Evaluation
In this section we provide insight into the performance of the GPU rewriter. We do this in
two ways: We compare our GPU rewriter with a sequential recursive left-most inner-most
rewriter for the CPU (1) and (2) we analyze to what extent we make good use of the GPU
resources. Because CPUs and GPUs differ widely in architecture, it is often subject of debate
whether a comparison is fair [15]. We therefore include the second way of evaluating.
Table 1 shows a comparison of the used CPU and GPU. CPUs are optimized for latency:
finish the program as soon as possible. To achieve this, they have deep cache hierarchies,
deep execution pipelines and dedicated logic for branch prediction and extracting parallelism
from a serial instruction stream. In contrast, GPUs are optimized for throughput: process as
many elements per time unit as possible. For GPUs, parallelism is explicit, one instruction
is issued for multiple threads, and the architecture is specifically designed to hide memory
latency times by scheduling new warps immediately after a memory access. The differences
between architectures are highlighted by the last two columns that show that the bandwidth
of the GPU for aligned access is vastly superior to that of the CPU. Even the bandwidth for
random accesses on the GPU almost reaches the bandwidth for aligned accesses on the CPU.
We measure the performance of the CPU and GPU rewriter in rewritten terms per second.
Given a TRS, both the GPU and the CPU rewriter are generated by a Python 2.7 script.
The script uses TextX [7] and Jinja 2.111 to parse a TRS and generate a rewritef function
for every rewritable head symbol f in the TRS. The code generated for the GPU rewriter
is CUDA C++ with CUDA platform 10.1. For the CPU rewriter the code generated is in
C++. The same rewritef functions are used, and thus the rewrite rules are exactly the
same and the CPU and GPU implementations rewrite exactly the same number of terms.
We evaluate the GPU rewriter with a TRS for sorting one or more lists of Peano numbers
1 https://jinja.palletsprojects.com.
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Figure 2 Merge sort of 50 elements on the GPU.
Table 2 Performance of the rewrite systems.
Application CPU rewritten terms/s GPU rewritten terms/s Speedup
Merge sort 50 97× 106 74× 103 0.76× 10−3
Tree merge sort 23 5 113× 106 387× 106 3.34
Transformation tree 22 26.5× 106 3.12× 109 11.7
with merge sort (see the example in Section 2) and with a TRS that transforms a large number
of terms.2 These TRSs accentuate the capabilities of the GPU and the CPU. Merge sort is a
divide-and-conquer algorithm amenable to parallelism, but splitting up and combining lists
are highly sequential operations.
Figure 2 shows a merge sort performed on a single list of 50 elements. The width of a red
box (too small for Fig. 2(a), see the zoomed in version in Fig. 2(b)) represents the time of a
GPU rewrite step (the derive statement on line 7 in Listing 3) whereas the height represents
how many terms are rewritten in parallel in this rewrite step. The figure shows that there
are long tails of a low degree of parallelism before and after a brief peak of parallelism. Given
Amdahl’s law that states that speedup is severely limited with a low degree of parallelism
[1], it is clear that merge sort on single lists is not parallel enough for GPUs.
The performance of the GPU of 74 × 103 terms/s versus the CPU 97 × 106 terms/s
highlights a different issue, namely Gustafson’s Law [9]: To overcome the overhead of using
a highly parallel machine, we need a large problem with a high degree of parallelism to
highlight the capabilities of the GPU. In order to benchmark this potential, we use the merge
sort TRS applied on multiple lists: The Tree merge sort is given by a binary tree with a list
of numbers at every leaf. All these lists are sorted concurrently using the same merge sort as
in the previous example. The parallelism is exponential w.r.t. the depth of the tree.
Table 2 shows that the GPU outperforms the CPU more than a factor of three for a
binary tree of 23 levels deep of merge sorts of lists of 5 numbers, which translates to sorting
approximately 8 million lists. Finally, to understand the true potential of the GPU, we
designed the Transformation tree benchmark that expands a binary tree to 22 levels deep (so
4 million leaves) where each leaf is rewritten 26 times. On this benchmark, the GPU rewriter
is more than a factor 10 faster than the CPU rewriter, achieving 3.12 billion rewrites per
second on average over the complete execution time, but sustaining around 6 billion rewrites
per second for half of the execution time (the rest is setting/breaking down the tree).
To understand the performance better we focus on the more realistic Tree merge sort
benchmark. Figure 3 shows several graphs for the execution with which we can analyze the
performance. Figure 3(a) shows that this rewrite system shows a high degree of parallelism
2 See Appendix A for a detailed description of the two TRSs.
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Table 3 Performance the tree merge sort in terms of bandwidth.
Application BW random (GiB/s) BW aligned (GiB/s)
Tree merge sort 23 5 18.1 95.7
 0
 1x107
 2x107
 3x107
 4x107
 5x107
 6x107
 0  500  1000 1500 2000 2500 3000 3500 4000
# 
te
rm
s r
ew
rit
te
n 
in
 p
ar
al
le
l
Time (ms)
1 rewrite iteration
(a) Parallelism
 0
 200
 400
 600
 800
 1000
 1200
 1400
 1600
 1800
 0  500  1000 1500 2000 2500 3000 3500 4000
# 
m
illi
on
 te
rm
s/
s
Time (ms)
(b) Throughput
 0
 5
 10
 15
 20
 25
 30
 0  500  1000  1500  2000  2500  3000  3500  4000
Gi
B/
s
Time (ms)
(c) Bandwidth random access
 0
 20
 40
 60
 80
 100
 120
 140
 160
 0  500  1000  1500  2000  2500  3000  3500  4000
Gi
B/
s
Time (ms)
(d) Bandwidth coalesced access
Figure 3 Merge sort of a tree of 23 deep with lists of 5 elements.
for almost all of the execution time. Figure 3(b) shows that the rewriter shows a high
throughput with peaks up to 1 billion terms rewritten per second.
The bottom two figures highlight to what extent we use the capabilities of the GPU.
Usually, the performance of a GPU is measured in GFLOPS, floating point operations per
second, for compute intensive applications or GiB/s for data intensive applications. Since
term rewriting is a symbolic manipulation that does not involve any arithmetic, it is data
intensive. From Table 1 we have seen that the maximum bandwidth our GPU can achieve is
555 GiB/s for aligned accesses and 22.8 GiB/s for random accesses. Since term rewriting is
an irregular problem with a high degree of random access (to subterms that can be anywhere
in memory), we focus on the bandwidth for random accesses. Table 3 shows that the overall
random access bandwidth of the GPU implementation reaches 18.1 GiB/s which is close to
the benchmarked bandwidth. In addition, the aligned bandwidth of 95.7 GiB/s confirms
that term rewriting is indeed an irregular problem and that aligned bandwidth is less of a
bottleneck. The bottom two graphs in Figure 3 show the measured bandwidth over time.
Although we are close to the random access bandwidth of the GPU, this does not mean
that we have reached the limits of term rewriting on GPUs. It does mean however, that to
achieve higher performance with term rewriting on GPUs, it is necessary to introduce more
regularity into the implementation, reducing the random memory accesses. It also means
that other often used strategies to improve graph algorithm, like reducing branch divergence
will probably not yield significant performance increase. In addition, the results we present
clearly show the different capabilities of GPUs and CPUs. An interesting direction for future
work is to create a hybrid rewrite implementation that can switch to a GPU implementation
when a high degree of parallelism is available.
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A TRSs used as benchmarks
TRS for Tree merge sort of multiple lists
Listing 7 gives the concrete TRS description used in our benchmarks of the merge sorting on
lists. Natural numbers, lists and trees are given by the inductive types Nat , List, and Tree,
respectively. The Booleans are given by the two constant functions True() and False(), and
the two functions on natural numbers, Lt and Gt, evaluate like the less than and greater
than function, respectively.
The functions Even(L) and Odd(L) with L a subterm of type List will evaluate to a
List that contains only the even and odd elements of L, respectively.
The essential functions that perform the merge sort are Merge, Merge2 and Sort, Sort2.
The Merge function evaluates to a term representing the sorted merged list of the two
subterms. The Sort function represents the implementation of merge sort and splits the list
subterm until it consists of at most one term. The Sort2 function is where the parallelism of
merge sort can be observed. In the RHS of this rule the two subterms of Merge, consisting of
the recursive call of Sort can be evaluated in parallel for both the even and odd partition of
the list L.
To the basic TRS for merge sorting a list, we have added a tree data structure, to support
input terms consisting of multiple lists. The TRS rewrites all the Sort terms in the leaves of
a given tree of lists in parallel. While a list of lists would result in a sequential evaluation of
the lists, a tree structure allows parallel evaluation.
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Listing 7 TRS for mergesort on multiple lists
1 s o r t Nat = s t r u c t Zero ( ) | S (Nat ) | Len ( L i s t ) ;
2 Bool = s t r u c t True ( ) | Fa l se ( ) | Lt (Nat , Nat ) | Gt(Nat , Nat ) ;
3 L i s t = s t r u c t Ni l ( ) | Cons (Nat , L i s t ) | Merge ( List , L i s t ) |
4 Merge2 ( Bool , Nat , L ist , Nat , L i s t ) | Even ( L i s t ) |
5 Odd( L i s t ) | Sort ( L i s t ) | Sort2 ( Bool , L i s t ) ;
6 Tree = s t r u c t Leaf ( L i s t ) | Node (Tree , Tree ) ;
7
8 var X : Nat ; Y : Nat ; B : Bool ; L : L i s t ; M : L i s t ;
9
10 eqn
11 Len ( Ni l ( ) ) = Zero ( ) ;
12 Len (Cons (X, L) ) = S(Len (L ) ) ;
13
14 Merge ( Ni l ( ) , M) = M;
15 Merge (L , Ni l ( ) ) = L ;
16 Merge (Cons (X, L) , Cons (Y, M) ) = Merge2 ( Lt (X,Y) , X, L , Y, M) ;
17
18 Merge2 (True ( ) , X, L , Y, M) = Cons (X, Merge (L , Cons (Y, M) ) ) ;
19 Merge2 ( Fa l se ( ) , X, L , Y, M) = Cons (Y, Merge (Cons (X, L) , M) ) ;
20
21 Sort (L) = Sort2 (Gt(Len (L) , S( Zero ( ) ) ) , L ) ;
22 Sort2 ( Fa l se ( ) , L) = L ;
23 Sort2 (True ( ) , L) = Merge ( Sort (Even (L) ) , Sort (Odd(L ) ) ) ;
24
25 Even ( Ni l ( ) ) = Ni l ( ) ;
26 Even (Cons (X, L) ) = Cons (X, Odd(L ) ) ;
27 Odd( Ni l ( ) ) = Ni l ( ) ;
28 Odd(Cons (X, L) ) = Even (L ) ;
29
30 Gt( Zero ( ) , Zero ( ) ) = False ( ) ;
31 Gt( Zero ( ) , S (Y) ) = False ( ) ;
32 Gt(S(X) , Zero ( ) ) = True ( ) ;
33 Gt(S(X) , S(Y) ) = Gt(X, Y) ;
34
35 Lt ( Zero ( ) , Zero ( ) ) = False ( ) ;
36 Lt ( Zero ( ) , S (Y) ) = True ( ) ;
37 Lt (S(X) , Zero ( ) ) = False ( ) ;
38 Lt (S(X) , S(Y) ) = Lt (X, Y) ;
39
40 Input Node (Node ( Leaf ( Sort (Cons (S( Zero ( ) ) , . . . ) ) , Leaf ( Sort ( . . . ) ) ) , Node ( . . . ) ) ;
TRS for Transformation tree
Listing 8 gives the TRS which is constructed to showcase massive parallelism. The Tree
type consists of nodes and leaves in the form of symbols A through Z and End. A tree of
depth N with A’s in the leaves is generated by rewriting the term Expand(N). The symbol A
is rewritten to a B and this is rewritten again until End is reached. This is done for all leaves,
and can be done in one single massively parallel rewrite step.
The two rules Expand and Expand2 are technically the same function but are used to
prevent the subterms from being equal. If the subterms where equal the tree generated
would have only a single term representing the leaves, due to sharing, and there would be no
parallelism left.
Listing 8 Transformation tree of depth 22
1 s o r t Nat = s t r u c t Zero ( ) | Suc (Nat ) ;
2 Tree = s t r u c t A( ) | B( ) | . . . | Z ( ) | End ( ) |
3 Node (Tree , Tree ) | Expand(Nat ) | Expand2 (Nat ) ;
4
5 var O : Tree ;
6 P : Tree ;
7 X : Nat ;
8
9 eqn Expand( Zero ( ) ) = A( ) ;
10 Expand(S(X) ) = Node (Expand(X) , Expand2 (X) ) ;
11
12 Expand2 ( Zero ( ) ) = A( ) ;
13 Expand2 (S(X) ) = Node (Expand(X) , Expand2 (X) ) ;
14
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15 A( ) = B( ) ;
16 B( ) = C( ) ;
17 C( ) = D( ) ;
18 D( ) = E( ) ;
19 . . .
20 Z( ) = End ( ) ;
21
22 Input Expand( Suc ( Suc ( Suc ( . . .Suc (
23 Zero ( )
24 ) . . . ) ) ) ) ;
